ISSN (e): 2250 – 3005 || Vol, 04 || Issue, 11 || November – 2014 ||
International Journal of Computational Engineering Research (IJCER)

Enhancement of power quality by DVR using "ANN Technique" under unbalanced and non-linear loads

[1]K.Anand Dev Singh, [2]K.Vasantha Sena
[1] PG STUDENT, Department of EEE, DIET College of Engineering, Anakapalle, Visakhapatnam- 531 002
[2]Assistant Professor, Department of EEE, DIET College of Engineering, Anakapalle, Visakhapatnam- 531 002

ABSTRACT

The paper discusses the voltage control of a critical load bus using dynamic voltage restorer (DVR) in a distribution system. The critical load requires a balanced sinusoidal waveform across its terminals preferably at system nominal frequency of 50Hz .It is assumed that the frequency of the supply voltage can be varied and it is different from the system nominal frequency. The DVR is operated such that it holds the voltage across critical load bus terminals constant at system nominal frequency irrespective of the frequency of the source voltage. In case of a frequency mismatch, the total real power requirement of the critical load bus has to be supplied by the DVR. Proposed method used to compensate for frequency variation, the DC link of the DVR is supplied through an uncontrolled rectifier that provides a path for the real power required by the critical load to flow .A simple frequency estimation technique is discussed which are Discrete Fourier transform (DFT), ANN controller. The present work study the compensation principle and different control strategies of DVR used here are based on DFT, and ANN Controller .Through detailed analysis and simulation studies using MATLAB. It is shown that the voltage is completely controlled across the critical load.

KEYWORDS : Critical load; DVR; Distribution system; Nominal frequency; Power quality; Voltage control; VSI DFT, kalman Filter and ANN Controller.

I. INTRODUCTION

The power quality (PQ) characteristics fall into two major categories: steady-state PQ variations and disturbances. The steady-state PQ characteristics of the supply voltage include frequency variations, voltage variations, voltage fluctuations, unbalance the three-phase voltages, and flicker in harmonic distortion. There are many devices, such as power electronic equipment and arc furnaces, etc., those generate harmonics and noise in modern power systems. Power frequency variations are defined as deviation of the power system fundamental frequency from its specified nominal values (e.g., 50Hz or 60Hz). The duration of a frequency deviation can range between several cycles to several hours. These variations are usually caused by rapid changes in the load connected to the system. The maximum tolerable variation in supply frequency is often limited within +ve or –ve 0.5Hz. Voltage notching can be sometimes mistaken for frequency deviation. Accurate frequency estimation is often problematic and may yield incorrect results. A number of numerical methods are available for frequency estimation from the digitized samples of the supply voltage. These methods assumed that the power system voltage waveform is purely sinusoidal and therefore the time between two zero crossing is an indication of system frequency. Digital signal processing techniques are used for frequency measurement of power system signals. These techniques provide accurate estimation near-nominal and off-nominal frequencies. The application of enhanced phase locked loop (EPLL) system for the online estimation of stationary and instantaneous symmetrical components.

The well known custom power devices such as distribution STATCOM (DSTATCOM), dynamic voltage restorer (DVR) and unified power quality conditioner (UPQC) are available for protection of a critical load from disturbances occurring in the distribution system. In this paper we will discuss voltage control of a critical load bus using DVR. The critical load requires balanced sinusoidal waveforms across its terminals preferably at system nominal frequency of 50Hz. It is assumed that the frequency of the supply voltage can vary and it is different from the system nominal frequency. A DVR is a power electronic controller and it is realized using voltage source inverter (VSIs). It injects three independent single phase voltages in the distribution feeder such that load voltage is perfectly regulated at system nominal frequency.

In general, the DVR is operated in such a fashion that it does not supply or absorb any real power during study state operation [12].In case of a frequency mismatch; the total real power requirement of the load has to be supplied by the DVR. To provide this amount of real power, the dc link of the DVR is supplied through an uncontrolled rectifier connected to the distribution feeder. First of all, the analysis of the DVR operation supported through a dc battery has been discussed. A simple frequency estimation technique is discussed which uses a moving average process along with a zero-crossing detector. The reference voltages injected by the DVR are tracked in the closed loop output feedback switching control. A simple frequency estimation technique is discussed which are Discrete Fourier transform (DFT), Kalman Filter and ANN controller. The present work study the compensation principle and different control strategies of DVR used here are based on DFT, kalman Filter & ANN Controller .Through detailed analysis and simulation studies using MATLAB.

II. DVR STRUCTURE AND CONTROL

The single-line diagram of a DVR compensated distribution system is shown in figure 1. The source voltage and PCC (or terminal) voltages are denoted by v_s and v_t respectively. Note that the variables in the small case letter indicate instantaneous values. The three-phase source, v_s is connected to the DVR terminals by a feeder with an impedance of R_s+jX_s. The instantaneous powers flowing in the different parts of the distribution system are indicated. These are PCC power (P_{s1}), DVR injected power (P_{sd}) and load power (P_{12}).Using KVL at PCC we get

$$v_t + v_k = v \text{----------} (1)$$

The DVR is operated in voltage regulation mode. The DVR injects a voltage, v_k in the distribution system such that it regulates the critical load bus voltage, v_1 to a reference v_1^* having a pre-specified magnitude and angle at system nominal frequency. The reference voltage of the DVR v_k^* is then given by

$$v_k^* = v_1^* - v_t \text{----------} (2)$$

The DVR structure is shown in fig.2. It contains three H-bridge inverter. The dc bus of all the three inverters is supplied through a common dc energy storage capacitor C_{dc} [12].



Fig.1: Single-line diagram of a DVR connected distribution system



Fig.2: DVR H-bridge with LC filter

combination. Each VSI is connected to the distribution feeder through a transformer. The transformer not only reduces the voltage rating of the inverter but also provide isolation between the inverter and the ac system. In this, a switch frequency LC filter (L_f _C_f) is placed in the transformer primary (inverter side). The secondary of each transformer is directly connected to the distribution feeder. This will constrain the switch frequency harmonics too mainly in the primary side of the transformer. The three H-bridge inverter are controlled independently. The technique of output feedback control is incorporated to determine the switching actions of the inverters. The controller is designed in discrete-time using pole shifting law in the polynomial domain that radically shifts the open-loop system poles towards the origin. The controller is used to track the reference injected voltages (v_k*) given by (2).

III. NORMAL OPERATION OF DVR

The DVR operation using above structure and control has been discussed here. A detailed simulation has been carried out using MATLAB software to verify the efficacy of the DVR system. Let us assume that the source frequency is constant at the distribution system nominal frequency, i.e., at 50Hz. The DVR is connected between the PCC and the critical load. The distribution system and the DVR parameters used for the simulation studies are given in table 1. The dc link of the inverter is supplied through a dc battery. The DVR is operated such that the load voltage is maintained with 9KV peak at system nominal frequency of 50Hz. Note that this value is same as the peak of the source voltage.The study state system voltages are shown in fig.3.it can be seen from fig.3 (a), that the load bus voltages are perfectly balanced at 50Hz. The PCC bus voltages are also balanced as the source voltages are balanced. It can be seen from fig.3 (b), that the magnitude of the injected voltages by the DVR is very small. This is because the DVR is compensating only for the voltage drop across the feeder.

IV. ANALYSIS OF DVR OPERATION UNDER FREQUENCY VARIATION

Let us now investigate through MATLAB simulation, what happens when the source frequency is not the same as the system nominal frequency. Note that, this is a simulation study to demonstrate the consequences of frequency mismatch the DVR is operated such that it maintains the load voltage at the nominal frequency, of the system, i.e., 50Hz. It is assumed that the source voltage v_s has a frequency of 48Hz.

TABLE I. System Parameters

System quantities	Values
Source voltage	11KV(L-L),phase angle 0^o
System normal frequency	50HZ
Feeder Impedance	0.605+j4.838 ohms
Balanced load impedance	72.6+j54.44 ohms
Desired load voltage	9.0KV peak at nominal frequency, phase angle0^o
Single-phase transformers	1MVA,1.5KV/11KV with leakage inductance of 10%
dc-link voltage	1.5kV
Filter parameters(primary side)	L = 61.62µF Ct = 2348.8 µF
Pole shift factor(λ)	0.70

The system current and voltage waveforms are shown in the fig.4.for clarity, only the a-phase waveforms are shown here. It can be seen from fig.4 that the load voltages distortions free and has a fundamental frequency component of 50Hz. Since the load is passive and linear, the load current will also have a frequency of 50Hz.

The DVR is a series device, the source current is identical with line current and has only 50Hz component. The system equivalent circuit at the two frequencies is shown in fig.5. From fig5, the injected voltage is given without ANN Controller by

$$v_k = v_{k1} + v_{k2} \text{---------- (3)}$$

The component v_{k2} is exactly negative of the 48Hz source voltage, v_s such that the line current has no 48Hz component. The component v_{k1} approximately equals the 50Hz reference voltage v_1*. It can be seen from fig.4, that a-phase injected voltage by the DVR has modulation due to the frequency components. The PCC bus voltage has a 48Hz component equal to v_s and a small 50Hz component corresponding to feeder drop. Again as per(1),the DVR injected voltage must cancel the 48Hz load voltage. This is obvious from the modulating waveform shown in the fig.4.



Fig.3: Equivalent circuits at (a) 48Hz and (b) 50Hz

The frequency spectrum of waveforms in fig.4.is shown in fig.6. Note that the spectrum of voltages in fig.6 is normalized with respect to the 50Hz component present in the DVR injected voltage. It can be seen that the line current and the load voltage are at 50Hz component .from (1), the 48Hz component of DVR voltage has the same magnitude as the 48Hz of the PCC voltage, except that they are in phase opposition, which is not shown here. Also, it can be seen from fig.6, that the magnitude of 50Hz load voltage is the different between 50 Hz DVR injected voltage and the corresponding PCC voltage. Let us assume that the PCC voltage contains a component at the fundamental frequency of ω_1 and a component at another frequency ω_2.these three phase voltages (v_{ta},v_{tb},v_{tc}) are

Equations

$V_{ta} = Vt_1 \sin(\omega_1 t) + Vt_2 \sin(\omega_2 t)$, $V_{tb} = Vt_1 \sin(\omega_1 t - 120) + Vt_2 \sin(\omega_2 t - 120)$,

$V_{tc} = Vt_1 \sin(\omega_1 t + 120^\circ) + V_t \sin(\omega_2 t + 120^\circ)$,_____(4)

The line currents (Isa, Isb , Isc) are at fundamental frequency and are given by

$I_{sa} = Is_1 \sin(\omega_1 t - \varphi)$, $Isb = Is_1 \sin(\omega_1 t - 120^\circ - \varphi)$, $I_{sc} = Is_1 \sin(\omega_1 t + 120 - \varphi)$_____(5)

From Fig. 1, the instantaneous power (Ps1) entering at the PCC bus is given by

$P_{s1} = p_a + p_b + p_c = v_{ta} i_{sa} + v_{tb} i_{sb} + v_{tc} i_{sc}$ _____(6)

Where

$P_a = Vt_1 Is \sin(\omega_1 t) \sin(\omega_1 t - \varphi) + Vt_2 Is_1 \sin(\omega_2 t) \sin(\omega_1 t - \varphi)$ (7a)

$P_b = Vt_1 Is \sin(\omega_1 t - 120) \sin(\omega_1 t - 120 - \varphi)] + Vt_2 Is_1 \sin(\omega_2 t - 120) \sin(\omega_1 t - 120 - \varphi)$ (7b)

$P_c = Vt_1 Is \sin(\omega_1 t + 120) \sin(\omega_1 t + 120 - \varphi) + Vt_2 Is_1 \sin(\omega_2 t + 120) \sin(\omega_1 t + 120 - \varphi)$ (7c)

Expanding (7), we get

$P_a = V_{t1} I_{S1}/2[\cos\varphi - \cos(2\omega_{1t} - \varphi)] + V_{t2} I_{S1}/2[\cos(\omega_1 - \omega_2)t + \varphi] - \cos\{(\omega_1 - \omega_2)t - \varphi\}]$

$P_b = V_{t1} I_{S1}/2[\cos\varphi - \cos(2\omega_{1t} - 240^0 - \varphi)] + V_{t2} I_{S1}/2[\cos(\omega_1 - \omega_2)t + \varphi] - \cos\{(\omega_1 - \omega_2)t - 240^0 - \varphi\}]$

$P_c = V_{t1} I_{S1}/2[\cos\varphi - \cos(2\omega_{1t} + 240^0 - \varphi)] + V_{t2} I_{S1}/2[\cos(\omega_1 - \omega_2)t + \varphi] - \cos\{(\omega_1 - \omega_2)t + 240^0 - \varphi\}]$

Substituting p_a, p_b, and p_c in, the (6), the instantaneous power p_{s1} is calculated as

$P_{s1} = 3/2 I_{S1}[V_{t1} \cos\varphi + V_{t2} \cos\{(\omega_1 - \omega_2)t + \varphi\}]$ (8)

Therefore the power entering at the PCC bus (P_{s1}) should have a Dc component equal to $1.5 * V_{t1} I_{s1} \cos\varphi$ and a component at a frequency of $(\omega_1 - \omega_2)$ radian. For the waveforms shown in figure 4,P_{s1} will have a 2 Hz and a dc component. in a similar way power injected by the DVR (P_{sd}) will also have these two components



Fig.4: The frequency spectrum of current and voltage waveforms:

(a) line current; (b) PCC voltage; (c) load voltage; (d) DVR voltage .

However, the load power (P_{12}) will only have a dc component at both the load voltages and load currents are at 50 Hz and the load is balanced. The instantaneous powers are shown in figure5.it can be seen that the load power is constant at about 1.1 MW.

The frequency spectrum of the instantaneous power is shown in fig.5.it can be seen from fig.8 that the power entering at the PCC, Ps_1 has a 2 Hz component and a small dc component. The small dc component Is the feeder loss. As the power Ps_1 is oscillating at 2 Hz, it is not contributing anything for the power required by the load. Hence, the entire load power is supplied through the DVR. The power consumed by the load has only a dc component.



Fig.5: Various instantaneous powers.

The DVR not only supply the load but also supplies the feeder loss, i.e., all 50 Hz components. In addition, DVR also supplies the oscillating 2 Hz component in phase opposition to the 48 Hz component of the source. Therefore, instantaneous maximum value of the DVR injected voltage seems to be very large. The above discussion clearly demonstrates that the entire real load power has to be supplied by a dc capacitor. The dc capacitor will discharge rapidly if it has to supply this real power irrespective of its size. Hence some alternative arrangement has to be made. It is possible to support the dc link through a diode rectifier connected at the PCC bus. We shall now investigate the rectifier-supported DVR operation under frequency mismatch.

V. RECTIFIER-SUPPORTED DVR

The single line diagram of the distribution system for this connection is shown in Fig. 7 where the power flow Parts of the system are indicated. The dc bus of the VSIs realizing the DVR is supported from the distribution feeder itself through a three-phase uncontrolled full bridge diode rectifier. The rectifier is supplied by a Y-Y connected to the PCC. Therefore, The DVR can supply real power from the feeder through the dc bus. A shunt capacitor filter, C_d is also connected at the PCC to provide a low impedance path for the harmonic currents generated by the rectifier to flow. Let us assume that the frequency of the source voltage be 48 Hz. The rectifier transformer and capacitor values are given in Table 2 while the rest of the system parameters are the same as given in Table 1.

System quantities	Values
System nominal frequency	50HZ
Source frequency	48HZ
Rectifier transformers	1MVA, 11KVA/2KV(Y-Y), With Leakage inductance 10%.
Capacitor filter (C_d)	30 µF
Dc capacitor (C_{dc})	4000 µF
Reference load voltage (v_1^*)	11KV(L-L) or 9KV Peak at normal frequency ,phase angle0

TABLE II. Rectifier Parameters



Fig.6: Frequency spectrum of powers



Fig.7: Main block diagram of proposed DVR

The PCC voltage, the load and the injected voltage are shown in Fig. 8. It can be seen that the critical load voltage is perfectly regulated to its pre-specified magnitude, i.e., 9 kV. In this connection also a large amount of voltage is injected by the DVR is having a magnitude of about 20 kV at 0.25s. Note from Fig. 9, that the load current is not equal to the source current due to the shunt path through the rectifier. The source current, the load current and the dc capacitor voltage waveforms are shown in Fig. 11. Using analysis similar to that in Section 4, we can say that the PCC bus voltage has a large 48Hz component and a very small 50Hz component. The voltage across the dc capacitor supplying the inverters is maintained at about 2.75 kV.The frequency spectrum of the currents and voltages are shown in Fig. 10. Voltages are shown in Fig. 10. Note that the spectrum of the voltages is normalized. With respect to v_t. It can be seen that due to the presence of rectifier, the PCC bus voltage has harmonic components n×48 and side bands at frequencies n×48±2Hz where n =1,2,3,.... Hence, the current flowing between the source and the PCC, i.e., is also has these components. As the load voltage is at 50Hz, the load current is also at 50Hz.The instantaneous powers flowing in the system and their corresponding frequency spectrum (normalized with respect to Ps1) are shown in Figs. 8 and 9, respectively. The load power (Pl2) is constant at about 1.1MW. However, the power flowing in the line, i.e., Ps2 is oscillating at 2Hz and its average over 1 s is nearly zero. The power injected by the DVR (Psd) is oscillating at 2Hz and is riding over a dc value. The dc value being the average critical load power required. The power supplied from the source (Ps1) is having a large dc component and other frequencies of very small magnitudes. The difference in the powers Ps1 and Pl2 is due to the losses occurring in the inverter circuit.



Fig.8: Frequency spectrum of voltages & currents

The above discussion clearly shows that it is very important for the power utilities to somehow measure or estimate the supply frequency and accordingly operate the DVR such that it injects the voltage in the distribution system in sympathy with the changes in the source voltage frequency. One possible solution is to phase lock the DVR from the supply. Alternatively, through communication channels, information regarding the frequency at the source end can be transferred to the DVR end. However if the communication fails or if the voltage comes out of the phase lock, the dc bus starts supporting the load. This is undesirable.



Fig.9: The instantaneous powers



Fig.10: Frequency spectrum of powers

VI. A NEW FREQUENCY ESTIMATION TECHNIQUE

In order to avoid such a large amount of injected voltages into the distribution system, the numerical methods are available for the online frequency estimation from the samples of the supply voltage. Most of these methods are very effective when the system voltage or current contains one single frequency. For example the extended kalman filter based method has a settling time of only a few samples and can track variations in the system frequency quickly. However the formulation cannot be easily extended for signals containing two frequencies. Given below a new algorithm based on instantaneous symmetrical components for frequency estimation. Consider the phase PCC voltage, V_{ta} given in (4).wherever the frequency ω_1 is assumed to know and we have to estimate the unknown frequency ω_2 based on the measurement of the PCC voltages.

$V_{ta}= Vt_1 \sin(\omega_1 t) + Vt_2 \sin(\omega_2 t)$ (9)

Let us denote the time periods of two frequencies $\omega_1$and ω_2 as $T_1$and T2 respectively such that

$T_1=2\pi/\omega_1$, $T_2=2\pi/\omega_2$ taking an average of V_{ta} over the $V_{ta.avg} = 1/T1 =$

$t_1 \int t_1+T \{V_{t1} \sin(\omega_1 t) + V_{t2} \sin(\omega_2 t)\} dt$ (10)

$V_{ta.avg} = 1/T \; t_1 \int t_1+T \; Vt2 \sin(\omega 2t)\, dt = \gamma \sin(\omega_2 t1 + \pi\omega_2/\omega_1)$ (11)

$\gamma=v_{t2}\omega_1/ \Pi \omega_2 \; \sin(\Pi\omega_2/\omega_1)$

now if the average $V_{ta.avg}$ is computed using a moving average process with a time window of T_1 as time t_1 changes, we shall get a sinusoidal waveform that varies with frequency ω_2.two successive zero crossing of this waveform can be used to determine the frequency based on which the frequency v_k^* of (2) is computed.



Fig.11: Average PCC voltage, $V_{ta.avg}$ the estimated frequency ($\omega_2/2\pi$).

Consider the same system as discussed in session 4.in which the DVR injects the voltage in the distribution system such that the voltage across the critical load is at a frequency ($\omega_1/2\pi$) of 50 Hz, while the source frequency ($\omega_2/2\pi$) is 48 Hz. The results with the frequency estimation technique mentioned above are shown in fig11 .it can be seen from the fig 11 that a large overshoot (2.5kv) peak arises in the average voltage signal as soon as the frequency mismatch occurs. Note that this is a signal obtained by integration of PCC voltage, V_{ta} over one period. This will cause the zero-crossings of the average voltage to shift for a few successive cycles. Once the variations in the zero-crossings stops, the source frequency estimated to be 48Hz at 0.1s.at this instant, the DVR starts injecting voltages at the estimated frequency. this estimated frequency is then used in the average process of (10) in which both the frequencies are now 48Hz and hence the time window T_1 is 1/48s.this will result in average being zero with a delay of one 48 Hz cycle .However, some small variations in the zero-crossings of the average voltage will persist for a few more cycles. The variations in the frequency during this time must be disregarded. if the frequency is allowed to vary in sympathy with the changes in the estimated frequency during this period, the terminal voltage will never be able to settle and the average will not become zero.

So far, we have considered that the source voltages, V_s (Fig. 1) are balanced and are free from harmonics. Let us assume that V_s contains 20% fifth harmonic component. Then the a-phase PCC voltage can be written as

$V_{ta} = Vt_1 \sin(\omega_1 t) + Vt_2\{\sin(\omega_2 t) + 1/5\sin(5\omega 2t)\}$ (12)

The average of V_{ta} of (12) over the period $T1$ will be

$V_{ta.avg} = 1/T_1 \int_{t1}^{t1+T1} Vt_2\{\sin(\omega_2 t) + 1/5\sin(5\omega_2 t)\}dt = \gamma\sin(\omega_2 t_1 + \pi\omega_2/\omega_1) + \gamma 5\sin 5(\omega_2 t_1 + \pi\omega_2/\omega_1)$ (13)

Where the constant term γ and $\gamma 5$ are given by

$\gamma = Vt_2\omega_1/\pi\omega_2 \sin(\Pi\omega_2/\omega_1)$, $\gamma 5 = Vt_2\omega_1\sin(5\Pi\omega_2/\omega_1)$

The procedure for estimating the frequency described above can now be applied to $V_{ta.avg}$ as per (13). The estimated frequency.

Along with average PCC voltage is shown in Fig. 11.It can be seen that that the harmonic in the source does not affect the Estimation technique, because the zero crossings are unaffected by the addition of an integer harmonics in (12). In general, addition of integer harmonics whose magnitudes Reduce as harmonic number increases; do not cause a shift in zero crossing. Therefore, the presence of such integer harmonics does not affect the estimation of frequency.

VII. TRAINING AN ARTIFICIAL NEURAL NETWORK

Once a network has been structured for a particular application, that network is ready to be trained. To start this process the initial weights are chosen randomly. Then, the training, or learning, begins. There are two approaches to training – 'SUPERVISED' and 'UNSUPERVISED'. Supervised training involves a mechanism of providing the network with the desired output either by manually "grading" the network's performance or by providing the desired outputs with the inputs. Unsupervised training is where the network has to make sense of the inputs without outside help. The vast bulk of networks utilize supervised training. Unsupervised training is used to perform some initial characterization on inputs.Training can also be classified on basis of how the training pairs are presented to the network. They are 'INCREMENTAL TRAINING' and 'BATCH TRAINING'. In incremental training the weights and biases of the network are updated each time an input is presented to the network. In batch training the weights and biases are only updated after all of the inputs have been presented.

Supervised Training:

In supervised training, both the inputs and the outputs are provided. The network then processes the inputs and compares its resulting outputs against the desired outputs. Errors are then propagated back through the system, causing the system to adjust the weights are continually tweaked. The set of data which enables the training is called the "training set". During the training of a network the same set of data is processed many times as the connection weights are ever refined. However, some networks never learn. This could be because the input data does not contain the specific information from which the desired output is derived. Networks also don't converge if there is not enough data to enable complete learning. Many layered networks with multiple nodes are capable of memorizing data. To monitor the network to determine if the system is simply memorizing its data in some non significant way, supervised training needs to hold back a set of data to be used to test the system after it has undergone its training. Typical diagrams for supervised training of a network is given in figure 12.1



Fig.12.1: ANN Program Flow Chart



Fig 12.2 Supervised Training

If a network is simply can't solve the problem, the designer then has to review the input and outputs, the number of layers, the number of elements per layer, the connections between the layers, the summation, transfer, and training functions, and even the initial weights themselves. Those changes required to create a successful network constitute a process wherein the "art" of neural networking occurs. Another part of the designer's creativity governs the rules of training. There are many laws (algorithms) used to implement the adaptive feedback required to adjust the weights during training. The most common technique is backward-error propagation, more commonly known as back-propagation. Yet, training is not just a technique. It involves a "feel", and conscious analysis, to insure that the network is not 'over trained'. Initially, an artificial neural network configures itself with the general statistical trends of the data. Later, it continues to "learn" about other aspects of the data which may be spurious from a general viewpoint. When finally the system has been correctly trained, and no further learning is needed, the weights can, if desired, be "frozen". In this paper, a simple linear model has been applied because it offers good reliability, minimum detection time and low computational complexity. This last factor is especially critical in the final implementation in the DVR control algorithm.

VIII. SIMULATION RESULTS



(a)



(b)

Fig.13: System performance without DVR: (a) Source voltage (kv), source current(A), (b) Load voltage (kv), load current(A) under unbalanced & non-linear loads.



(a)



(b)

Fig.14: System performance under sag condition with DVR: (a) Source voltage (kv), Load voltage (kv), Injected Voltage (kv) for unbalanced & non-linear loads, (b) Capacitor voltage (v_{dc}), kv.



(a)



(b)

Fig.15: System performance under swell condition with DVR: (a) Source voltage (kv), Load voltage (kv), Injected Voltage (kv) for unbalanced & non-linear loads, (b) Capacitor voltage (v_{dc}), kv.



(a)



(b)

Fig.16: System performance under swell condition with DVR & ANN Controller: (a) Source voltage (kv), Load voltage (kv), Injected Voltage (kv) for unbalanced & non-linear loads, (b) Capacitor voltage (v_{dc}), kv.

IX. CONCLUSIONS

The critical load bus voltage regulation using a DVR is discussed in this paper. It has been assumed that the source voltage Frequency is not same as the distribution system nominal frequency. It has been shown that in order to maintain the load voltage at system frequency of 50 Hz, a rectifier-supported DVR is able to provide the required amount of real power in the distribution system. The rectifier takes this real power from the distribution feeder itself and maintains the voltage across the dc capacitor supplying the DVR and control with Ann Technique. However, the rectifier power contains a large ac component at the difference

frequency. As investigated in Section, the injected voltage and magnitude of powers are unacceptably high if the frequency variation is large.

A simple frequency estimation technique is discussed which uses a moving average process along with zero-crossing detector. It has been shown that once the frequency of the injected voltage latches on to that of the source voltage, the DVR injection reduces drastically.

REFERENCES

[1] A. K. Pradhan, A. Routray, and A. Basak, "Power System Frequency Estimation Using Least Mean Square Technique," *IEEE Trans. Power Delivery*, Vol. 20, No. 3, pp. 1812-1816, July 2005.

[2] R. Aghazadeh, H. Lesani, M. Sanaye-Pasand and B. Ganji, "New technique for frequency and amplitude estimation of power system signals,"*IEE Proc.-Gener. Transm. Distrib*., Vol. 152, No. 3, pp. 435-440, May 2005.

[3] K. Kennedy,G. Lightbody and R. Yacamini, "Power System harmonic analysis using the Kalman Filter," in *Proc. IEEE Power Eng. Soc. General Meeting*, Toronto, Vol. 2, pp. 752-757 , July 2003.

[4] A. G. Phadke, J. S. Thorp and M. G. Adamiak, "A new measurement technique for tracking voltage phasors, local system frequency, and rate of change of frequency," *IEEE Trans. Power App. Syst.*, Vol. PAS-102, No. 5, pp. 1025–1038, May 1983.

[5] M. M. Begovic, Petar M. Djuric, S. Dunlap and A. G. Phadke, "Frequency tracking in power networks in the presence of harmonics", *IEEE Trans. Power Delivery*, Vol. 8, No. 2, pp. 480-486, April 1993.

[6] J. Z. Yang and C. W. Liu, "A precise calculation of power system frequency and phasor", *IEEE Trans. Power Delivery*, Vol. 15, No. 2, pp. 494-499, April 2000.

[7] V. V. Terzija, M. B. Djuric, and B. D. Kovacevic, "Voltage phasor and local system frequency estimation using newton type algorithm," *IEEETrans. Power Del.*, Vol. 9, No. 3, pp. 1368–1374, July 1994.

[8] T. S. Sidhu and M. S. Sachdev, "An iterative technique for fast and accurate measurement of power system frequency," *IEEE Trans. Power Delivery*, Vol. 13, No. 1, pp. 109-115, January 1998.

[9] T. S. Sidhu, "Accurate measurement of power system frequency usinga digital signal processing technique," *IEEE Trans. Insrum. Meas.*, Vol.48, No. 1, pp. 75-81, February 1999.

[10] A. Ghosh, A. K. Jindal and A. Joshi, "Inverter control using output feedback for power compensating devices," *IEEE TENCON 2003 Conf. on Convergent Technologies for Asia-Pacific Region*, Vol. 1, pp. 48-52, 14-17 Oct. 2003.

[11] A. K. Jindal, A. Ghosh, and A. Joshi, "Voltage Regulation using Dynamic Voltage Restorer for large frequency Variations," in *Proc. IEEE Power Eng. Soc. Gen. Meeting*, San Francisco, CA, pp 1780-1786,June 2005.

[12] A. Ghosh and G. Ledwich, "Structures and control of a dynamic voltage regulator (DVR)," in *Proc. IEEE Power Eng. Soc. Winter Meeting*,Columbus, OH, 2001.

[13] A. Ghosh and G. Ledwich, *Power Quality Enhancement Using Custom Power Devices*, Norwell, MA: Kluwer, 2002.

I K. Anand Dev Singh was born in Visakhapatnam, India . I received the B.Tech degree in Electronics & Electrical Engineering from Chaitanya Engineering College, Jawaharlal Nehru Technological University Kakinada, India in 2009 and I am currently pursuing the M.Tech degree in Power & Industrial Drives at Dadi Institute of Engineering & Technology, JNTU Kakinada, India. My interests include power quality, electrical machines and power electronics applications in distribution systems.